The Power of Assertions in SystemVerilog

The Power of Assertions in SystemVerilog is a comprehensive book that enables the reader to reap the full benefits of assertion-based verification in the quest to abate hardware verification cost. The book is divided into three parts. The first part introduces assertions, SystemVerilog and its simul...

Descripción completa

Detalles Bibliográficos
Autor principal: Cerny, Eduard (-)
Autor Corporativo: SpringerLink (-)
Otros Autores: Dudani, Surrendra, Havlicek, John, Korchemny, Dmitry
Formato: Libro electrónico
Idioma:Inglés
Publicado: Boston, MA : Springer US 2010.
Edición:1st ed
Colección:Springer eBooks.
Acceso en línea:Conectar con la versión electrónica
Ver en Universidad de Navarra:https://innopac.unav.es/record=b33016483*spi
Descripción
Sumario:The Power of Assertions in SystemVerilog is a comprehensive book that enables the reader to reap the full benefits of assertion-based verification in the quest to abate hardware verification cost. The book is divided into three parts. The first part introduces assertions, SystemVerilog and its simulation semantics. The second part delves into the details of assertions and their semantics. All property operators, in conjunction with ease-of-use features and examples, are discussed to illustrate the immense expressive power of the language. The third part presents an extended description of checkers and a methodology for building reusable checker libraries. The book concludes by outlining some desirable future enhancements. Detailed descriptions of the language features are provided throughout the book, along with their uses and how they play together to construct powerful sets of property checkers. The exposition of the features is supplemented with examples that take the reader step-by-step, from intuitive comprehension to much greater depth of understanding, enabling the reader to become an expert user. A unique aspect of the book is that it is oriented toward both simulation and formal verification. The semantics is discussed in terms of both simulation events and formal definition. This blended approach imparts profound conceptual and practical guidance for a broader spectrum of readers. The Power of Assertions in SystemVerilog is a valuable reference for design engineers, verification engineers, tool builders and educators.
Descripción Física:XVII, 544 p., 166 il
Formato:Forma de acceso: World Wide Web.
ISBN:9781441966001