Scalable Hardware Verification with Symbolic Simulation
Scalable Hardware Verification with Symbolic Simulation presents recent advancements in symbolic simulation-based solutions which radically improve scalability. It overviews current verification techniques, both based on logic simulation and formal verification methods, and unveils the inner working...
| Autor principal: | |
|---|---|
| Autor Corporativo: | |
| Formato: | Libro electrónico |
| Idioma: | Inglés |
| Publicado: |
Boston, MA :
Springer US
2006.
|
| Colección: | Springer eBooks.
|
| Acceso en línea: | Conectar con la versión electrónica |
| Ver en Universidad de Navarra: | https://innopac.unav.es/record=b32708579*spi |
