VLSI architectures for modern error-correcting codes
Error-correcting codes are ubiquitous. They are adopted in almost every modern digital communication and storage system, such as wireless communications, optical communications, Flash memories, computer hard drives, sensor networks, and deep-space probing. New-generation and emerging applications de...
| Otros Autores: | |
|---|---|
| Formato: | Libro electrónico |
| Idioma: | Inglés |
| Publicado: |
Boca Raton :
CRC Press
[2016]
|
| Edición: | 1st edition |
| Materias: | |
| Ver en Biblioteca Universitat Ramon Llull: | https://discovery.url.edu/permalink/34CSUC_URL/1im36ta/alma991009629923006719 |
Tabla de Contenidos:
- Front Cover; Dedication; Contents; Preface; List Of Figures; List Of Tables; Chapter 1 Finite Field Arithmetic; Chapter 2 Vlsi Architecture Design Fundamentals; Chapter 3 Root Computations For Polynomials Overfinite Fields; Chapter 4 Reed-solomon Encoder & Hard-decision And Erasure Decoder Architectures; Chapter 5 Algebraic Soft-decision Reed-solomon Decoder Architectures; Chapter 6 Interpolation-based Chase And Generalized Minimum Distance Decoders; Chapter 7 Bch Encoder & Decoder Architectures; Chapter 8 Binary Ldpc Codes & Decoder Architectures
- Chapter 9 Non-binary Ldpc Decoder ArchitecturesBibliography; Back Cover
